A Radial Exploration Approach to Manufacturing Yield Estimation and Design Centering

KIRPAL S. TAHIM, MEMBER, IEEE, AND ROBERT SPENCE, FELLOW, IEEE

Abstract—An integrated approach to manufacturing yield estimation and design centering is presented in which linear searches along "radial" directions within the multparameter component space are used to locate points on the boundary of the feasible region for a given nominal design and a set of component tolerances. This set of boundary points enables the volume of the feasible region, and hence the manufacturing yield, to be estimated by using a newly developed computational technique. For linear frequency-domain circuit behavior, application of the tracking-sensitivity algorithm further enhances the searching efficiency. The boundary points are also used within a practical design centering algorithm which minimizes the asymmetry of the feasible region around the nominal design. Iterative application of this process leads to a better centered design. The results indicate that the radial exploration approach to yield estimation and design centering is effective in practice, computationally cheap, and applicable to many situations in practical circuit design.

I. INTRODUCTION

PRACTICAL circuits have to be designed in the face of uncertainties. These may be the statistical variations in component values due to manufacturing tolerances, or environmental factors such as temperature or humidity. The effect of the ensuing variations in component values is that the circuit's response will also exhibit variation from one sample to another. In this case the manufacturing yield—which is the proportion of manufactured circuits which meet the performance specifications—is of considerable interest to the designer. Monte Carlo methods may be used to simulate component variation in order to estimate the yield, but can be rather expensive in terms of computing time. In any case, such simulations only enable the designer to estimate the yield of a given design. The general problem of obtaining a better design (e.g., with a higher yield) still remains essentially unanswered.

Although a considerable amount of research is now in progress [1]–[12], the solutions presented so far are by no means general or demonstrably the most appropriate to practical circuit design. Most of the effort has been concentrated on the first half of the problem, by developing more efficient alternatives to Monte Carlo methods for yield estimation [10]–[17]. For the second half of the problem—that of increasing the yield—the solution can involve a change in nominal component values with the tolerances held fixed (design centering), or vice versa (tolerance assignment), or a combination of the two approaches. Design centering is important in that it involves no change in component cost and, even if tolerance assignment is attempted, will usually be carried out first.

This paper proposes a new radial exploration approach to yield estimation and design centering, an approach in which the information obtained during the yield estimation stage is used, at little additional cost, to improve the existing design. The potential savings of the approach have been demonstrated using test circuits containing up to 58 variable components.

II. MANUFACTURING YIELD

Consider a circuit in which there are m variable components \( p_1, p_2, \ldots, p_m \) such that the \( i \)-th component \( p_i \) varies between its upper limit \( \bar{p}_i \) and lower limit \( p_i \) with a probability density function (PDF) \( \phi_i(p_i) \).\(^1\) Let \( q_j \) and \( q_j \) be the upper and lower specification limits on the \( j \)-th of the circuit's \( n \) responses of interest. The manufacturing yield can then be expressed as

\[
Y = \int_{\bar{p}_m}^{p_m} \cdots \int_{\bar{p}_1}^{p_1} g(p_1, \ldots, p_m) \phi(p_1, \ldots, p_m) \, dp_1 \cdots dp_m
\]

where \( \phi(p_1, \ldots, p_m) \) is the joint pdf of the \( m \) variable components, and \( g(p_1, \ldots, p_m) \) is a testing function which indicates acceptance or rejection of the circuit under consideration, viz:

\[
g(p_1, \ldots, p_m) = 1, \quad \text{if} \quad q_j < g_j(p) < q_j; \quad j = 1, \ldots, n
\]

\[
= 0, \quad \text{otherwise}. \quad (2)
\]

Alternatively, the yield can be expressed as a mathematical expectation of \( g(p_1, \ldots, p_m) \) with respect to the pdf \( \phi(p_1, \ldots, p_m) \):

\[
Y = \langle g(p_1, \ldots, p_m) \rangle \quad \text{w.r.t.} \quad \phi(p_1, \ldots, p_m). \quad (3)
\]

\(^1\): For nonlinear circuits, a search involving a small number of circuit analyses may be involved. For linear circuits, a very efficient procedure [17], [18] is available.

Manuscript received February 1, 1979; revised April 30, 1979.

The authors are with Imperial College of Science and Technology, London, England.
In practice, an estimate $\hat{Y}$ of this expectation can be obtained by simulating a number $(N)$ of the circuits according to the pdf $\phi(p_1, \ldots, p_m)$ and then applying the testing function (2), such that

$$\hat{Y} = \frac{1}{N} \sum_{i=1}^{N} g(p_1, \ldots, p_m).$$

(4)

The estimate $\hat{Y}$ can also be interpreted as the proportion of circuits which pass the specification test, and is the most commonly understood meaning of the definition of manufacturing yield.

III. RADIAL EXPLORATION

For notational convenience it is useful to define the various regions of interest in the component space. Let the tolerance region be denoted by $T$, where

$$T \overset{\triangle}{=} \{ \rho \mid p_i < \rho_i < \beta_i ; \ i = 1, 2, \ldots , m \}$$

(5a)

and the acceptance region by $A$, where

$$A \overset{\triangle}{=} \{ \rho \mid q_j < q(p) < \beta_j ; \ j = 1, 2, \ldots , n \}.$$  

(5b)

The feasible region $F$ is then the intersection of the tolerance and acceptance regions:

$$F = A \cap T.$$  

(6)

Using these definitions, the manufacturing yield $Y$ as given by (1) can now be expressed as

$$Y = \int \cdots \int \phi(p_1, \ldots, p_m) dp_1 \cdots dp_m.$$  

(7)

The manufacturing yield can also be expressed in terms of the “weighted” volumes of the tolerance and feasible regions. For the simple case of uniform and uncorrelated component distributions, the yield is simply the ratio of the feasible $(V_F)$ and tolerance $(V_T)$ volumes:

$$Y = \frac{V_F}{V_T}.$$  

(8)

On the basis of extensive experimental evidence it is suggested that an assessment of $Y$ can be made (which may not necessarily be an unbiased estimator of $Y$, but is nevertheless useful for controlling the yield improvement) in the following way. First, in multiparameter component space, a number of lines having random directions are generated, in each case passing through the nominal design. For each such line, and in both directions away from the nominal design, the distances $r_F$ and $r_T$ to the edges of the feasible and tolerance regions are determined (Fig. 1). Again in both directions, the normalized distance $r_0(f = r_F/r_T)$ to the feasible region boundary is calculated so that two distances, $r_0^+$ and $r_0^-$, are associated with each line. The proposed assessment of $Y$ is then

$$\hat{Y} = \frac{1}{2L} \sum_{j=1}^{L} (r_0^+)^m + (r_0^-)^m$$

(9)

where $L$ is the number of randomly generated lines, and

$r_0^+$ and $r_0^-$ are the normalized distances associated with the $j$th line.

A single contribution (e.g., $(r_0^+)^m$ for a specific $j$) to the summation in (9) may be viewed as the result of a one-sample experiment to estimate the ratio of two volumes. For example, for two variable components, and for the special case of circular and concentric volumes $V_F$ and $V_T$ (Fig. 2), the ratio of volumes is $(r_F/r_T)^2$; for $m$-dimensional spherical volumes the ratio would be $(r_F/r_T)^m$. A succession of such (independent) samples of relative volume is then used, in (9), to provide a better estimate, just as a Monte Carlo analysis employs a series of one-sample experiments of circuit success or failure.

Although the derivation of (9) has not been mathematically rigorous, the algorithm (see Appendix A) for yield estimation based on this expression has been subjected to extensive testing both with circuits ranging in size from 7 to 58 variable components as well as with two- and three-dimensional geometric patterns for which the yield is known. In all cases very satisfactory confirmation was obtained. For the circuits, Table I compares yield estimates with those obtained from a 500-sample Monte Carlo analysis. For the geometric patterns, Table II allows estimated relative volumes to be compared with known exact values.

![Fig. 1. Illustrating the distances $r_F$ and $r_T$ to the boundaries of the feasible and tolerance regions, respectively, from the nominal design. Two examples are shown.](image)

![Fig. 2. For circular and concentric volumes $V_F$ and $V_T$ in two dimensions, the ratio of the two volumes is equal to $(r_F/r_T)^2$.](image)
TABLE I
COMPARISON OF YIELD ESTIMATES OBTAINED BY THE RADIAL EXPLORATION AND MONTE CARLO METHODS FOR VARIOUS DESIGNS OF THREE DIFFERENT CIRCUITS; THE RELATIVE COSTS ARE ALSO INDICATED

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Yield Estimates ($)</th>
<th>Cost of Radial Exploration Monte Carlo</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Number of lines</td>
</tr>
<tr>
<td>Directional</td>
<td></td>
<td>20</td>
</tr>
<tr>
<td>(Fig. 6)</td>
<td></td>
<td>50</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td>200</td>
</tr>
<tr>
<td></td>
<td></td>
<td>500</td>
</tr>
<tr>
<td>Active high-pass filter</td>
<td>50</td>
<td>63.6 ± 57.0-65.8</td>
</tr>
<tr>
<td>(Fig. 5)</td>
<td></td>
<td>85.8 ± 87.1-92.7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td>High-pass filter</td>
<td>50</td>
<td>44.0 ± 39.8-44.2</td>
</tr>
<tr>
<td>(Fig. 4)</td>
<td></td>
<td>95.7 ± 88.8-94.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>61.1 ± 60.6-65.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>89.8 ± 98.6-100.0</td>
</tr>
</tbody>
</table>

TABLE II
GEOMETRICAL EXAMPLES FOR ILLUSTRATING THE ACCURACY OF THE RADIAL EXPLORATION METHOD (USING 50 DIRECTIONS) OF VOLUME RATIO COMPUTATION

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>EXACT RATIO</th>
<th>RADIAL APPROXIMATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>2D</td>
<td>0.765</td>
<td>0.805</td>
</tr>
<tr>
<td>3D</td>
<td>0.385</td>
<td>0.382</td>
</tr>
<tr>
<td>2D</td>
<td>0.359</td>
<td>0.393</td>
</tr>
<tr>
<td>3D</td>
<td>0.345</td>
<td>0.314</td>
</tr>
<tr>
<td>3D</td>
<td>0.574</td>
<td>0.555</td>
</tr>
</tbody>
</table>

IV. DESIGN CENTERING ALGORITHM

In general, the manufacturing yield is less than the maximum attainable because the tolerance region is not centered within the region of acceptability. However, because the yield estimation algorithm described earlier provides information concerning the feasible region, we employ the asymmetry of the feasible region relative to the current tolerance region as the basis of a new design centering procedure.

A measure of asymmetry—the asymmetry vector—is assigned to each of the lines generated in the yield estimation algorithm, and is the difference between its two feasible lengths $r_1$ and $r_2$ (Fig. 3). Thus the asymmetry associated with a line has both magnitude and direction. The direction of movement of the design centre (i.e., the nominal component values) is taken to be that of the vector sum of the individual (line) asymmetry vectors. The magnitude of movement is chosen somewhat empirically. A choice that has been found suitable in practice is obtained by dividing the magnitude of the vector sum of the asymmetry vectors by the number of “important lines.” Initially, a line is regarded as important if its asymmetry level (which is the difference between its two feasible lengths $r_1$ and $r_2$ (Fig. 3)) exceeds a given value (e.g., 0.9), but the critical level is gradually reduced as design centering proceeds. The centering scheme terminates either when each of the asymmetry levels has fallen below a minimum value (which, in the examples reported here, is 0.1), or after undergoing a specified number of design centering iterations. The algorithm is described in some detail in Appendix B.

V. EXPERIMENTAL RESULTS

The algorithms for yield estimation and design centering have been implemented in Fortran on a CDC 6500 computer. The program can handle the frequency-domain behavior of linear circuits containing the basic two-terminal passive components as well as independent sources and mutual conductances. Simple linear models of transistors and operational amplifiers have been incorporated.

The program was first applied to the bandpass filter shown in Fig. 4, for which the performance specifications are listed in Table III. The eight parameters so indicated in Fig. 4 were assumed to be subject to variation within specified tolerances. The results associated with two different component tolerances are shown in Fig. 5; in each case, 50 lines at each of five frequencies were used at each
TABLE III
PERFORMANCE SPECIFICATIONS FOR THE BANDPASS FILTER OF FIG. 4

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;240 Hz</td>
<td>L₀ +36.5 dB</td>
<td>-</td>
</tr>
<tr>
<td>360 Hz to 490 Hz</td>
<td>L₀ -0.5 dB</td>
<td>L₀ +2.1 dB</td>
</tr>
<tr>
<td>&gt;700 Hz</td>
<td>L₀ +36.5 dB</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>L₀ = 8.86 dB</td>
<td></td>
</tr>
</tbody>
</table>

The program was also used to improve the design of an active filter employing two operational amplifiers, as well as the design of a 58-component filter containing resistances, capacitances, and inductances. As well as to obtain additional experimental evidence in support of the proposed algorithms, the main objective was to test the hypothesis that, since the radial exploration approach is based on a statistical sampling of component space, its computational cost in terms of the number of circuit analyses is largely independent of dimensionality. Fig. 6 shows the form of the filter circuit and Fig. 7 shows the specifications on passband loss and return loss. Fig. 8 shows the results of the application of the design centering procedure for the case when 100 lines were used; for the initial design the result and cost of a 500-sample Monte Carlo analysis is also shown.

Fig. 9 shows the circuit of the active filter and its gain specifications. All the resistors in this circuit were assigned tolerances of 0.1 percent, and the two capacitors were assigned tolerances of 0.5 percent. Fig. 10 shows the yield trajectories for the cases in which 50 and 100 lines were used. Again, the computational costs are identified.
Fig. 7. Passband and return loss specifications for the directional filter of Fig. 6.

Fig. 8. Yield trajectory and CPU times relating to the directional filter example of Fig. 6.

The effect of differing number of radial lines is indicated within Table I for the 58-variable component circuit of Fig. 6. As the number of lines increased from 20 to 500 the yield estimates exhibited little variation and were comparable with the results of a 500-sample Monte Carlo analysis.

Elsewhere [19] we have reported the successful extension of the yield estimation and design centering procedure to the cases in which the component distributions are not uniform, as well as the approach that can be adopted when certain LC pairs in the filter of Fig. 6 are tuned manually to within a given accuracy before assembly.

VI. CONCLUSIONS AND EXTENSIONS

A design-centering scheme based on the radial exploration of multiparameter component space has been described, and its application to circuits of various sizes has shown it to be effective and computationally attractive. In general, the cost of a complete design-centering exercise is considerably less than that of a 500-sample Monte Carlo analysis of the initial design. Although tested exclusively with linear circuits, the scheme is equally applicable to dc and time-domain design, as well as to the design of other physical systems. The results of its application to circuits containing from 7 to 58 variable components tend to support the hypothesis that the number of circuit analyses required is relatively independent of the number of variable parameters in the circuit.

As explained earlier, the basis of the yield estimation algorithm is essentially intuitive. A rigorous mathematical derivation of the algorithm would not only be useful in its own right, but might also provide a relation between the accuracy of the yield estimate and the number of lines.
The scheme appears capable of yielding additional information of value to the designer. For example, some form of projection of the points on the feasible region boundary onto the component directions can provide an indicator of yield sensitivity, and may be a suitable means whereby the radial exploration approach can be extended to include tolerance assignment. It is also possible that the information obtained during radial exploration can be used by the designer to examine the tradeoff between specifications and yield; since specifications, normally considered to be fixed, are often open to negotiation.

**APPENDIX A**

**THE RADIAL EXPLORATION ALGORITHM FOR YIELD ESTIMATION**

1) Compute the impedance matrix at the first frequency. (In practice, LU factors will suffice.)
2) Generate a line in a random direction and find its intersections with the tolerance region.
3) Search in both directions from the nominal design to locate its intersection with the feasible region.
4) Compute the normalized distances $r_{yj}^+$ and $r_{yj}^-$. 
5) Repeat steps 2 to 4 for each of $L$ lines.
6) Repeat steps 1 to 5 for each of the $F$ frequencies, using the same set of $L$ random directions as for the first frequency, and retain the minimum value of $r_{yj}^+$ and $r_{yj}^-$ for each line.
7) Use (9) to compute the estimate of yield.

**APPENDIX B**

**THE RADIAL EXPLORATION ALGORITHM FOR YIELD ESTIMATION AND DESIGN CENTERING**

1) Set the iteration counter $I$ to 1 and apply the yield estimation algorithm described in Appendix A, using $I$ to initiate the random number generator used in that algorithm.
2) Find the SUM of the individual asymmetry vectors (Fig. 3).
3) Set the critical asymmetry level to its initial value (=0.9).
4) Count the number of important lines $IL$ at this asymmetry level.
5) If $IL=0$, reduce the critical asymmetry level by 0.2 and repeat step 4.
6) If \( IL \) is still equal to zero when the critical asymmetry level has been reduced below a specified level (e.g., 0.1), no more improvement can occur, so STOP.

7) If \( IL \neq 0 \), find the new design by updating the existing design by the displacement vector \( \text{SUM}/IL \).

8) Increasing \( I \) by one and apply the yield estimation algorithm (Appendix A).

9) If the new design is found to be inferior in terms of yield, or is nonfeasible, discard it. Increase \( I \) by one to move into a different block of random numbers and reapply the yield estimation algorithm followed by steps 2 to 7.

10) If the new design is better in terms of yield, accept this design and increase \( I \) by one. Apply the yield estimation algorithm and repeat steps 2 to 9 until an optimum design results from step 6, or \( I \) exceeds the maximum specified number of iterations.

Acknowledgment

The authors wish to acknowledge valuable discussions with R. Soin and R. Tung, and the very helpful advice of R. Brayton. The research reported was supported by the Submarine Systems Division of Standard Telephones and Cables Limited.

References


Kirpal S. Tahim (S’77–M’79) was born in Punjab, India, on December 1, 1950. He received the B.Sc. (Eng) in electrical and electronic engineering from the University of Birmingham, U.K., in 1972 and the M.Sc. degree in microwave and modern optics from University College, University of London, in 1975. He received the DIC and Ph.D. degrees for his work on statistical analysis and design of electrical networks from Imperial College, University of London, in 1978.

He has been employed as an executive engineer by the British Post Office since 1972. From 1972 to 1975, he was involved in the development of high capacity digital microwave radio-relay systems. After his postgraduate work at Imperial College, he resumed his appointment with the British Post Office. His current interests are in the field of computer-aided circuit design and presently he is working on logic simulation and test pattern generation.

Dr. Tahim is an Associate Member of the Institution of Electrical Engineers, London.

Robert Spence (S’55–M’59–SM’76–F’77) is a native of Hull, England, gained his first and doctoral degrees from the University of London. Following a research appointment with General Dynamics/Electronics, Rochester, NY, he joined the Electrical Engineering Department of Imperial College, London, where he is now a Reader. His research interests lie mainly within the field of computer-aided circuit design and the associated man-computer interaction, and the general fields of tolerance analysis and design. The use of computers in teaching is a topic of particular interest. He is the author of Linear Active Networks (1970) and Resistive Circuit Theory (1974), and coauthor of Tellegen’s Theorem and Electrical Networks (1970). He is also the coauthor, with K. K. Brayton, of a forthcoming volume Computer-Aided Electronic Circuit Design: Sensitivity and Optimization. He is coeditor of the new IEE Journal of Electronic Circuits and Systems, and General Editor of a series of volumes on the computer-aided design of electronic circuits.

Dr. Spence is a fellow of the Institution of Electrical Engineers, London.